## REPORT Selforma

USN	ı		15CS32
		Third Semester B.E. Degree Examination, June/July 2017	
Analog and Digital Electronics			
Time: 3 hrs. Max. Marks: 80			
Note: Answer any FIVE full questions, choosing one full question from each module.			
Module-1			
1	a.	Explain with help of a circuit diagram and characteristic curves working of N-c	hannel DE
		MOSFET.	(12 Marks)
	b.	List and explain any one application of FET and its working with circuit Diagram.	(04 Marks)
		OR	
2	a.	Explain the performance parameters of operational amplifier.	(08 Marks)
	b.	Mention and explain the working of any two applications of operational amplifier.	(08 Marks)
2		Module-2	
3	a. b.	What is a logical gate? Realize ((A + B) · C)D using only NAND Gates.	(04 Marks)
	c.	Describe positive and Negative logic. List the equivalences between them.  Find the minimal SOP (sum of product) for the following Boolean functions using	(04 Marks) K-man
		i) $f(a, b, c, d) = \sum_{i=0}^{n} f(a, c, d) = $	Tr map
		ii) $f(a, b, c, d) = \pi M(1, 2, 3, 4, 10) + d(0, 15)$	(08 Marks)
4	a.	OR Using Quine – MCClusky Method simplify the following Boolean equation.	
-	u.	$f(a, b, c, d) = \sum_{i=1}^{n} (0, 1, 2, 3, 10, 11, 12, 13, 14, 15).$	(10 Marks)
	b.	Define Hazard. Explain Different Types of Hazards.	(06 Marks)
5	а	Module-3 What is multiplexer? Design a 32 to 1 multiplexer (MUX) using two 16 to 1 MU	X and one
	и.	2 to 1 MUX.	(04 Marks)
	b.	Show How using 3 to 8 Decoder and multi input OR gates, following Boolean E	xpressions
		can be realized simultaneously $\sum_{n=0}^{\infty} (0, h, s) = \sum_{n=0}^{\infty} (0, h, s) = \sum_{n=0}^{\infty} (1, 2, 3, 7)$	(05.34 - 1-)
	c.	$F_1$ (a, b, c) = $\sum m$ (0, 4, 6), $F_2$ (a, b, c) = $\sum m$ (0, 5), $F_3$ (a, b, c) = $\sum m$ (1, 2, 3, 7) Design 7 segment Decoder using PLA.	(05 Marks) (07 Marks)
		Design / segment Decoder using 12.1.	(or mans)
		OR	
6	a.	Implement the Boolean function expressed by SOP f (a, b, c, d) = $\sum m$ (1, 2, 5)	
	b.	using 8: 1 MUX. What is magnitude comparator? Design and explain 2 bit magnitude comparator.	(04 Marks)
	c.	Differentiate between combinational and sequential circuit.	(04 Marks)
7		Module-4 With a most logic diagrams and truth table. Explain the working of IV moster slave	Die Die
7	a.	With a neat logic diagrams and truth table. Explain the working of JK master slave along with its implementation using NAND Gates.	(10 Marks)
			THE REAL PROPERTY AND ADDRESS OF THE PERSON NAMED IN

b. Derive the characteristic equation for SR, D and JK Flip-Flop.

(06 Marks)

## OR

8 a. Using Negative Edge triggered D-Flip Flop. Draw a Logic diagram of 4 bit serial in serial out (SISO) Register. Draw the waveform to shift Binary number 1010 into this register.

(06 Marks)

- b. Explain with neat diagram How shift Register can be applied for serial addition. (07 Marks)
- c. Differentiate between synchronous and Asynchronous counter.

(03 Marks)

## Module-5

- 9 a. Design Asynchronous counter for the sequences  $0 \rightarrow 4 \rightarrow 1 \rightarrow 2 \rightarrow 6 \rightarrow 0 \rightarrow 4$ . Using S. R Flip-Flop. (12 Marks)
  - b. With neat diagram. Explain Digital Clock.

(04 Marks)

## OR

- 10 a. Explain 2 bit simultaneous A/D converter. (10 Marks)
  - b. What is Binary Ladder? Explain the Binary Ladder with Digital input of 1000. (06 Marks)

\* \* \* \* \*